


Fig. 1








Fig. 3A

Ē






**₹** 


Fig. 3C

Ê



Ŧ


Fig. 3D



**7**1.

Fig. 4A

É



The first state of the state of


```
ENTITY FXUCHK IS
                 PORT(
                             SIN
                                                    IN std ulogic:
                             QIN
                                                    IN std ulogic:
                             RIN
                                                    IN std_ulogic:
                                                                                               450
                             clock
                                                    IN std ulogic:
                                                    OUT std_ulogic_vector(0 to 1);
                             fails
                                                    OUT std ulogic vector(0 to 2);
                             counts
                                                    OUT std ulogic vector(0 to 1);
                             harvests
                        );
          -!! BEGIN
-!! Design Entity: FXU;
           -!! Inputs
          -!! S IN =>
-!! Q IN =>
-!! R IN =>
-!! CLOCK =>
                                         B.C.S;
                                         A.Q;
                                         R;
                                         clock;
           -!! End Inputs
          r-!! Fail Outputs;
          -!! 0 : "Fail message for failure event 0";
-!! 1 : "Fail message for failure event 1";
-!! End Fail Outputs;
                                                                                                          440
                                                                     451
          -!! Count Outputs;
          -!! 0 : <event0> clock;
          -!! 1 : <event1> clock;
          -!! 2: <event2> clock;
          --!! End Count Outputs;
          -!! Harvest Outputs;
         -!! 0 : "Message for harvest event 0";


-!! 1 : "Message for harvest event 1";

-!! End Harvest Outputs;
457 < -!! End;
          ARCHITECTURE example of FXUCHK IS
          BEGIN
                 ... HDL code for entity body section ...
          END;
```

**=**:

Fig. 40






Ē


Fig. 5A

Fig. 5B



". <u>;</u>

Ē







Fig. 7



F16. 8

(Prior Ant)





FIG. 8A (Prior Art)

```
entity Frm Is
  PORT (
            ... ports for outity from .....
  ARCHETECTURE FSM of FSM IS
   BEGIN
        ... HDL cacle For FSM and restofthe entity ...
        fsm-state(0 to 2) = ... signal 801....
        --!! Embedded FSM: example FSM;
--!! clock : (FSM_clock);
              state-vector
                                  51=)5251=)53,52=>
658928 -- !! end Fom;
```


PIG, 88



FI6. 9

10363 design extity 10345 104 10B 10327 たいしのか なたがらか たがいのう COUNT COUNT COUNT COUN Cinstantiation identifier 1030 2 とりからる ちらり

<intra artist



.count.event\_1129 .count.event\_1108]; 1108\_in !! event\_1124 event-

FIG. 118

8011

אי דחדמן פספב מין אי

Entity X IS	
PORT (:	
· · · · · · · · · · · · · · · · · · ·	
<i>J</i>	
ARCHITECTURE example OF X	(IS
PEGIW	
**************************************	
HOLCODE FOR X	
<b>1 y</b> , <b>y 1</b>	· · · · · · · · · · · · · · · · · · ·
PORT MAP (:	> 122)
1 B <= > 1222	
! [count, countramed, clock]	(= Y. P; 5.1230)
! [fail. Failnemed Fail mon't	AND A; \$1232 5/223
! [count, countnamed, clock]!! QEY. [Bl. count. count]!! [fail, Failnemed], fail mgg]!! [harvest, harvestnamed, "harvest	meg"] <= B AND C; 31236)
· · · · · · · · · · · · · · · · · · ·	
m m	
END	
· · · · · · · · · · · · · · · · · · ·	1

FIG. 128

